US20050205923A1 - Non-volatile memory device having an asymmetrical gate dielectric layer and method of manufacturing the same - Google Patents
Non-volatile memory device having an asymmetrical gate dielectric layer and method of manufacturing the same Download PDFInfo
- Publication number
- US20050205923A1 US20050205923A1 US11/084,106 US8410605A US2005205923A1 US 20050205923 A1 US20050205923 A1 US 20050205923A1 US 8410605 A US8410605 A US 8410605A US 2005205923 A1 US2005205923 A1 US 2005205923A1
- Authority
- US
- United States
- Prior art keywords
- memory device
- oxide layer
- forming
- semiconductor substrate
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 11
- 239000012535 impurity Substances 0.000 claims abstract description 51
- 239000004065 semiconductor Substances 0.000 claims abstract description 45
- 239000000758 substrate Substances 0.000 claims abstract description 43
- 230000000903 blocking effect Effects 0.000 claims description 39
- 230000005641 tunneling Effects 0.000 claims description 23
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 10
- 125000006850 spacer group Chemical group 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 238000000034 method Methods 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 3
- 229910052593 corundum Inorganic materials 0.000 claims description 3
- 229910052735 hafnium Inorganic materials 0.000 claims description 3
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 3
- 150000002602 lanthanoids Chemical group 0.000 claims description 3
- 150000002736 metal compounds Chemical class 0.000 claims description 3
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 claims description 3
- 229910052715 tantalum Inorganic materials 0.000 claims description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 3
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 3
- 230000005684 electric field Effects 0.000 description 9
- 238000002347 injection Methods 0.000 description 4
- 239000007924 injection Substances 0.000 description 4
- 230000010354 integration Effects 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- -1 e.g. Inorganic materials 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
Definitions
- the present invention relates to a non-volatile memory device having an asymmetrical gate dielectric layer. More particularly, the present invention relates to a non-volatile memory device, in which a thickness of a gate dielectric layer is varied to provide a high electron storing density with a low driving voltage difference, and a method of manufacturing the same.
- a data storing capacity of a semiconductor memory device changes proportionately with a number of memory cells, i.e., a degree of integration.
- a semiconductor memory device includes many memory cells, which are connected through circuits.
- a non-volatile memory device has improved features of low power consumption and excellent stability as compared to a conventional flash memory device.
- FIG. 1A illustrates a cross-sectional view of a conventional SONOS non-volatile memory device.
- a first impurity region 12 a and a second impurity region 12 b which are doped with impurities so that they have an opposite polarity from a semiconductor substrate 11 , are formed on both sides of a semiconductor substrate 11 .
- the first impurity region 12 a is referred to as a source and the second impurity region is referred to as a drain.
- a channel region which alone is in an insulating state, but through which electrons move when an external electric field is applied thereto, is formed between the source 12 a and the drain 12 b .
- a gate structure 13 is formed on the channel region between the source 12 a and the drain 12 b .
- a general gate structure 13 includes a gate dielectric layer and a gate electrode 17 .
- the gate structure 13 includes a tunneling oxide layer 14 , which is a first oxide layer, a floating gate 15 , i.e., a nitride layer, a blocking oxide layer 16 , which is a second oxide layer, and the gate electrode 17 .
- the tunneling oxide layer 14 is in contact with the source 12 a and the drain 12 b and the floating gate 15 has a trap site with a predetermined density.
- FIG. 1B illustrates a cross-sectional view of a case in which the floating gate 15 is formed on only a portion of the tunneling oxide layer 14 in the memory device shown in FIG. 1A . More specifically, FIG. 1B illustrates a semiconductor device in which a SONOS memory is only partially formed.
- the principle of storing information by driving such a SONOS memory device is as follows.
- a voltage difference between the source 12 a and the drain 12 b and voltage higher than a threshold voltage (V threshold ) is applied to the gate electrode 17 , an electric field reaches the channel region, which is positioned at a lower portion of the gate structure 13 .
- V threshold a threshold voltage
- electrons move to the channel region and these electrons become trapped in the trap site formed within the floating gate 15 on the tunneling oxide layer 14 .
- the blocking oxide layer 16 prevents the electrons from moving to the gate electrode 17 in the process of becoming trapped in the floating gate 15 .
- Such a driving mechanism of a conventional non-volatile memory device has problems such as having a low electron storing efficiency and a high power consumption. This disadvantage will now be described in greater detail.
- MOS metal-oxide-semiconductor
- the present invention is therefore directed to a non-volatile memory device having an asymmetrical gate dielectric layer and a method of manufacturing the same, which substantially overcome one or more of the problems due to the limitations and disadvantages of the related art.
- a memory device including a semiconductor substrate, a first impurity region and a second impurity region formed by injecting impurities into the semiconductor substrate, and a gate structure on the semiconductor substrate between the first impurity region and the second impurity region, the gate structure including a gate electrode and an asymmetric dielectric layer including a floating gate.
- the memory device may further include at least two sub-channels between the first and second impurity regions.
- the asymmetric dielectric layer may include a tunneling oxide layer on the semiconductor substrate between the first impurity region and the second impurity region, the floating gate on the tunneling oxide layer, and a blocking oxide layer on the floating gate. At least one of the tunneling oxide layer and the blocking oxide layer may have a varying thickness.
- the blocking oxide layer may include one or more steps formed therein.
- the tunneling oxide layer may include silicon oxide (SiO 2 ).
- the floating gate may include one selected from the group consisting of Si 2 N 4 , MO, MON, and MSiON, where M is metal.
- the metal may be selected from the group including hafnium (Hf), zirconium (Zr), tantalum (Ta), aluminum (Al) and one of the lanthanide group.
- the blocking oxide layer may include one selected from the group including Al 2 O 3 and SiO 2 .
- the gate electrode may include one selected from the group including polysilicon, a metal, and a metal compound.
- the memory device may further include spacers on sidewalls of the gate structure.
- At least one of the above and other features and advantages of the present invention may be realized by providing a method of manufacturing a memory device including forming a dielectric layer asymmetrically on a semiconductor substrate, forming a gate structure by forming a gate electrode on the dielectric layer, and removing side portions of the gate structure to expose portions of the semiconductor substrate on both sides of the gate structure, and forming a first impurity region to one side of the gate structure and a second impurity region to another side of the gate structure by injecting impurities into the exposed semiconductor substrate.
- Forming the dielectric layer may include forming sequentially a tunneling oxide layer, a floating gate, and a blocking oxide layer on the semiconductor substrate.
- the method may further include forming spacers on sidewalls of the gate structure and injecting impurities into the side portions of the semiconductor substrate, thereby forming third and fourth impurity regions having higher impurity densities than the first and second impurity regions, respectively.
- Forming the dielectric layer asymmetrically may include forming at least two sub-channels between the first and second impurity regions.
- FIGS. 1A and 1B illustrate cross-sectional views of a conventional non-volatile memory device
- FIG. 2 illustrates a cross-sectional view of a non-volatile memory device according to an embodiment of the present invention
- FIGS. 3A through 3H illustrate cross-sectional views of stages in a method of manufacturing a non-volatile memory device according to an embodiment of the present invention
- FIGS. 4A through 4C illustrate the electric driving characteristics of a conventional memory device and a memory device according to an embodiment of the present invention.
- FIG. 2 illustrates a cross-sectional view of a non-volatile memory device according to an embodiment of the present invention.
- a semiconductor substrate 21 may be any substrate that is used in a general memory device, e.g., a p-type semiconductor substrate.
- First and second impurity regions i.e., a source 22 a and a drain 22 b , are formed in upper regions of the semiconductor substrate 21 .
- the semiconductor substrate 21 is a p-type semiconductor substrate
- the source 22 a and the drain 22 b are doped with n-type impurities.
- the source 22 a and the drain 22 b are separated by a predetermined distance and a channel is interposed therebetween.
- a gate structure 23 is disposed on a region of the semiconductor substrate 21 between the source 22 a and the drain 22 b .
- the gate structure 23 is disposed on the channel and lower side portions of the gate structure 23 contact the source 22 a and the drain 22 b .
- the memory device may have a SONOS structure, in which the gate structure 23 includes a gate electrode 27 and a dielectric layer including a floating gate 25 .
- the dielectric layer includes a tunneling oxide layer 24 , the floating gate 25 , e.g., a nitride layer, and a blocking oxide layer 26 , which are stacked sequentially on the semiconductor substrate 21 .
- the blocking oxide layer 26 has at least one step.
- the tunneling oxide layer 24 may have a thickness less than a few millimeters.
- the tunneling oxide layer 24 may have a single step or a double step structure, and may be composed of silicon oxide.
- the floating gate 25 may have a thickness less than approximately ten nanometers.
- the floating gate 25 may be composed of Si 3 N 4 , MO, MON, or MSiON, where M is a metal, e.g., hafnium (Hf), zirconium (Zr), tantalum (Ta), aluminum (Al) or one of the lanthanide group.
- the blocking oxide layer 26 is an insulating layer with a high dielectric constant and may be composed of SiO 2 or Al 2 O 3 .
- the blocking oxide layer 26 is formed to have at least one stepped portion.
- the gate electrode 27 formed on the blocking oxide layer 26 may be composed of an electrode material such as polysilicon, metal, or metal components.
- V threshold threshold voltages
- the density of electrons that flow in a sub-channel disposed below a thicker portion of the blocking oxide layer 26 is greater than in another sub-channel disposed below a thinner portion of the blocking oxide layer 26 .
- the density of electrons trapped in a portion of the floating gate 25 below the thinner portion of the blocking oxide layer 26 is greater than in the rest of the floating gate 25 due to the influence of a large perpendicular electrical field.
- two or more steps may be formed in the blocking oxide layer 26 and the height of the steps may be adjusted according to the number of the steps formed.
- a first predetermined gate voltage (V g ) is applied to the gate structure 23 through the gate electrode 27 and a first predetermined drain voltage V d is applied to the drain 22 b .
- V g is greater than V threshold
- electrons move to the channel region between the source 22 a and the drain 22 b .
- the electron density is proportional to the thickness of the thicker portion of the blocking oxide layer 26 .
- the density of electrons trapped in the floating gate 25 is proportional to the thickness of the thinner portion of the blocking oxide layer 26 resulting in an overall increase in the electron density trapped in the floating gate 25 .
- Information is stored in this way and the stored information is read by applying a second predetermined gate voltage V g ′ (where V g ′ ⁇ V g ) to the gate electrode 27 and applying a second predetermined drain voltage V d ′ (where V d ′ ⁇ V d ) to the drain 22 b and reading the current flowing through the channel.
- FIGS. 3A through 3H illustrate cross-sectional views of stages in a method of manufacturing the non-volatile memory device according to an embodiment of the present invention.
- the semiconductor substrate 21 e.g., a p-type substrate
- the semiconductor substrate 21 may be composed of a material used in substrates of conventional memory devices, e.g., silicon.
- the tunneling oxide layer 24 , the floating gate 25 , and the blocking oxide layer 26 are sequentially formed on the semiconductor substrate 21 .
- These layers may be formed by chemical vapor deposition (CVD), a plasma-enhanced CVD (PECVD), low-pressure CVD (LPCVD), responsive sputtering, or the like.
- one or more steps are formed in the blocking oxide layer 26 by patterning a predetermined portion of the blocking oxide layer 26 . As a result of this patterning, the thickness of the blocking oxide layer 26 is not constant.
- a metal, a metal compound, or polysilicon is then deposited on the blocking oxide layer 26 to form the gate electrode 27 .
- end portions on both sides of the tunneling oxide layer 24 , the floating gate 25 , the blocking oxide layer 26 , and the gate electrode 27 are removed by patterning to expose portions of the semiconductor substrate 21 near the edges of the semiconductor substrate 21 to form the gate structure 23 .
- the gate structure 23 is an asymmetric gate stack structure due to the blocking oxide layer 26 , which has at least one step.
- Both side portions of the exposed semiconductor substrate 21 are doped with predetermined impurities, thereby forming the source 22 a and the drain 22 b to have a polarity opposite to the polarity of the semiconductor substrate 21 .
- a non-volatile memory device having an asymmetric gate dielectric layer can be manufactured.
- spacers 28 may be formed on both sidewalls of the gate structure 23 .
- the spacers 28 prevent problems that occur since the gate structure 23 has a relatively narrow width to increase the degree of integration. In other words, the spacers 28 prevent the impurities from spreading into the narrow channel region and contacting each other after formation of the source 22 a and the drain 22 b.
- spacers 28 are to be formed, electric contact between the source 22 a and the drain 22 b is prevented by injecting low concentrations of impurities into both side portions of the semiconductor substrate 21 .
- the spacers 28 are formed by coating both sidewalls of the gate structure 23 with an insulating material.
- the non-volatile memory device is then completed by injecting high concentrations of impurities into a source 22 a ′ and a drain 22 b ′ and performing a common thermal process.
- FIGS. 4A through 4C illustrate the electric features of a non-volatile memory device having an asymmetric gate dielectric layer according to an embodiment of the present invention and conventional non-volatile memory devices, i.e., the memory devices shown in FIGS. 1A and 1B .
- FIG. 4A illustrates doping concentration profiles of memory devices having the structures shown in FIGS. 1B, 1A , and 2 , respectively.
- a left image in FIG. 4A illustrates a memory device in which a portion of a floating gate 15 is eliminated, as in FIG. 1B .
- the three devices of FIG. 4A were all formed with identical materials.
- the right image is of a memory device according to an embodiment of the present invention in which the blocking oxide layer has a single step.
- FIG. 4B illustrates an electron density profile when all three memory devices, i.e., as shown in FIGS. 1B, 1A and 2 , respectively, store information by applying identical V g and V d , i.e., when trapping electrons in a trap site of floating gates 15 and 25 .
- the dark region of a portion A is a region in which the electron density is the highest. Comparing the memory device according to an embodiment of the present intention to the conventional SONOS memory devices, as shown in FIG. 1A , i.e., the middle image of FIG. 4B , or as shown in FIG. 1B , i.e., the left-most image of FIG. 4B , the dark portion in region A is larger in the memory device according to an embodiment of the present invention than in the conventional SONOS memory device. Therefore, when applying identical driving voltages to the memory device having an asymmetrical dielectric layer according to an embodiment of the present invention and the conventional SONOS memory device, the memory device according to an embodiment of the present invention has a greater electron injection efficiency.
- FIG. 4C is a diagram illustrating an electron density profile when identical voltages are applied to all three memory devices for erasing data from the memory devices.
- the electric field density in the floating gate 25 of the memory device according to an embodiment of the present invention is greater than the electric field densities in the floating gates 15 of the conventional memory devices. That is, a dark portion B of the floating gate 25 has a large electric field density while there is almost no electric field density in the conventional memory devices, as shown in FIG. 4C .
- the V threshold within a single memory device can be realized by forming one or more steps in a gate dielectric layer, i.e., thereby forming an asymmetric gate dielectric layer, of a semiconductor memory device. Therefore, the present invention provides a memory device having excellent ion injection efficiency and lower power consumption.
Abstract
In a memory device, and a method of manufacturing the same, the memory device includes a semiconductor substrate, a first impurity region and a second impurity region formed by injecting impurities into the semiconductor substrate, and a gate structure on the semiconductor substrate between the first impurity region and the second impurity region, the gate structure including a gate electrode and an asymmetric dielectric layer including a floating gate.
Description
- 1. Field of the Invention
- The present invention relates to a non-volatile memory device having an asymmetrical gate dielectric layer. More particularly, the present invention relates to a non-volatile memory device, in which a thickness of a gate dielectric layer is varied to provide a high electron storing density with a low driving voltage difference, and a method of manufacturing the same.
- 2. Description of the Related Art
- A data storing capacity of a semiconductor memory device changes proportionately with a number of memory cells, i.e., a degree of integration. A semiconductor memory device includes many memory cells, which are connected through circuits. A non-volatile memory device has improved features of low power consumption and excellent stability as compared to a conventional flash memory device. With the development in processing technology significant research has been performed to improve the degree of integration while preventing a decrease in aperture rate during processing. Accordingly, semiconductor memory devices having structures different from than of conventional semiconductor memory devices have been introduced.
- A silicon-oxide-nitride-oxide-silicon (SONOS) memory device is a new memory device. Structures of conventional SONOS non-volatile memory devices are illustrated in
FIGS. 1A and 1B .FIG. 1A illustrates a cross-sectional view of a conventional SONOS non-volatile memory device. - Referring to
FIG. 1A , afirst impurity region 12 a and asecond impurity region 12 b, which are doped with impurities so that they have an opposite polarity from asemiconductor substrate 11, are formed on both sides of asemiconductor substrate 11. In this case, thefirst impurity region 12 a is referred to as a source and the second impurity region is referred to as a drain. A channel region, which alone is in an insulating state, but through which electrons move when an external electric field is applied thereto, is formed between thesource 12 a and thedrain 12 b. Agate structure 13 is formed on the channel region between thesource 12 a and thedrain 12 b. Ageneral gate structure 13 includes a gate dielectric layer and agate electrode 17. - In the SONOS memory device as shown in
FIG. 1A , thegate structure 13 includes atunneling oxide layer 14, which is a first oxide layer, afloating gate 15, i.e., a nitride layer, a blockingoxide layer 16, which is a second oxide layer, and thegate electrode 17. In this case, thetunneling oxide layer 14 is in contact with thesource 12 a and thedrain 12 b and thefloating gate 15 has a trap site with a predetermined density.FIG. 1B illustrates a cross-sectional view of a case in which thefloating gate 15 is formed on only a portion of thetunneling oxide layer 14 in the memory device shown inFIG. 1A . More specifically,FIG. 1B illustrates a semiconductor device in which a SONOS memory is only partially formed. - The principle of storing information by driving such a SONOS memory device is as follows. When there is a voltage difference between the
source 12 a and thedrain 12 b and voltage higher than a threshold voltage (Vthreshold) is applied to thegate electrode 17, an electric field reaches the channel region, which is positioned at a lower portion of thegate structure 13. In this case, electrons move to the channel region and these electrons become trapped in the trap site formed within thefloating gate 15 on thetunneling oxide layer 14. The blockingoxide layer 16 prevents the electrons from moving to thegate electrode 17 in the process of becoming trapped in thefloating gate 15. - Such a driving mechanism of a conventional non-volatile memory device has problems such as having a low electron storing efficiency and a high power consumption. This disadvantage will now be described in greater detail.
- The current, which flows in the channel region of a conventional metal-oxide-semiconductor (MOS) device, changes in inverse proportion to a size of a perpendicular electric field with an increase of gate voltage. Therefore, to increase the amount of electrons flowing in the channel, when greater than the Vthreshold, the gate voltage should be maintained to be low and the voltage applied to the impurities regions should be increased.
- However, to increase the amount of electrons injected into the
floating gate 15 of the memory device, the voltage applied to theimpurities regions gate structure 13 andimpurities regions - The present invention is therefore directed to a non-volatile memory device having an asymmetrical gate dielectric layer and a method of manufacturing the same, which substantially overcome one or more of the problems due to the limitations and disadvantages of the related art.
- It is therefore a feature of an embodiment of the present invention to provide a memory device having excellent electron injection efficiency in a floating gate and low power consumption.
- It is another feature of an embodiment of the present invention to provide a method of manufacturing such a non-volatile memory device.
- At least one of the above and other features and advantages of the present invention may be realized by providing a memory device including a semiconductor substrate, a first impurity region and a second impurity region formed by injecting impurities into the semiconductor substrate, and a gate structure on the semiconductor substrate between the first impurity region and the second impurity region, the gate structure including a gate electrode and an asymmetric dielectric layer including a floating gate.
- The memory device may further include at least two sub-channels between the first and second impurity regions.
- The asymmetric dielectric layer may include a tunneling oxide layer on the semiconductor substrate between the first impurity region and the second impurity region, the floating gate on the tunneling oxide layer, and a blocking oxide layer on the floating gate. At least one of the tunneling oxide layer and the blocking oxide layer may have a varying thickness. The blocking oxide layer may include one or more steps formed therein.
- The tunneling oxide layer may include silicon oxide (SiO2).
- The floating gate may include one selected from the group consisting of Si2N4, MO, MON, and MSiON, where M is metal. The metal may be selected from the group including hafnium (Hf), zirconium (Zr), tantalum (Ta), aluminum (Al) and one of the lanthanide group.
- The blocking oxide layer may include one selected from the group including Al2O3 and SiO2.
- The gate electrode may include one selected from the group including polysilicon, a metal, and a metal compound.
- The memory device may further include spacers on sidewalls of the gate structure.
- At least one of the above and other features and advantages of the present invention may be realized by providing a method of manufacturing a memory device including forming a dielectric layer asymmetrically on a semiconductor substrate, forming a gate structure by forming a gate electrode on the dielectric layer, and removing side portions of the gate structure to expose portions of the semiconductor substrate on both sides of the gate structure, and forming a first impurity region to one side of the gate structure and a second impurity region to another side of the gate structure by injecting impurities into the exposed semiconductor substrate.
- Forming the dielectric layer may include forming sequentially a tunneling oxide layer, a floating gate, and a blocking oxide layer on the semiconductor substrate.
- Forming the tunneling oxide layer, the floating gate, and the blocking oxide layer may include forming at least one of the tunneling oxide layer and the blocking oxide layer to have a varying thickness. Forming the blocking oxide layer to have a varying thickness may include forming one or more steps in the blocking oxide layer.
- The method may further include forming spacers on sidewalls of the gate structure and injecting impurities into the side portions of the semiconductor substrate, thereby forming third and fourth impurity regions having higher impurity densities than the first and second impurity regions, respectively.
- Forming the dielectric layer asymmetrically may include forming at least two sub-channels between the first and second impurity regions.
- The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
-
FIGS. 1A and 1B illustrate cross-sectional views of a conventional non-volatile memory device; -
FIG. 2 illustrates a cross-sectional view of a non-volatile memory device according to an embodiment of the present invention; -
FIGS. 3A through 3H illustrate cross-sectional views of stages in a method of manufacturing a non-volatile memory device according to an embodiment of the present invention; -
FIGS. 4A through 4C illustrate the electric driving characteristics of a conventional memory device and a memory device according to an embodiment of the present invention. - Korean Patent Application No. 10-2004-0018748, filed on Mar. 19, 2004, in the Korean Intellectual Property Office, and entitled: “Non-Volatile Memory Device With Asymmetrical Gate Dielectric Layer and Method of Manufacturing the Same,” is incorporated by reference herein in its entirety.
- The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. The invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the figures, the dimensions of films, layers and regions are exaggerated for clarity of illustration. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Further, it will be understood that when a layer is referred to as being “under” another layer, it can be directly under, and one or more intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present. Like reference numerals refer to like elements throughout.
-
FIG. 2 illustrates a cross-sectional view of a non-volatile memory device according to an embodiment of the present invention. - Referring to
FIG. 2 , asemiconductor substrate 21 may be any substrate that is used in a general memory device, e.g., a p-type semiconductor substrate. First and second impurity regions, i.e., asource 22 a and adrain 22 b, are formed in upper regions of thesemiconductor substrate 21. When thesemiconductor substrate 21 is a p-type semiconductor substrate, thesource 22 a and thedrain 22 b are doped with n-type impurities. Thesource 22 a and thedrain 22 b are separated by a predetermined distance and a channel is interposed therebetween. - A
gate structure 23 is disposed on a region of thesemiconductor substrate 21 between thesource 22 a and thedrain 22 b. Thegate structure 23 is disposed on the channel and lower side portions of thegate structure 23 contact thesource 22 a and thedrain 22 b. The memory device may have a SONOS structure, in which thegate structure 23 includes agate electrode 27 and a dielectric layer including a floatinggate 25. In this case, the dielectric layer includes atunneling oxide layer 24, the floatinggate 25, e.g., a nitride layer, and a blockingoxide layer 26, which are stacked sequentially on thesemiconductor substrate 21. - In the present embodiment, the blocking
oxide layer 26 has at least one step. In this case, thetunneling oxide layer 24 may have a thickness less than a few millimeters. Although not illustrated, thetunneling oxide layer 24 may have a single step or a double step structure, and may be composed of silicon oxide. - The floating
gate 25 may have a thickness less than approximately ten nanometers. The floatinggate 25 may be composed of Si3N4, MO, MON, or MSiON, where M is a metal, e.g., hafnium (Hf), zirconium (Zr), tantalum (Ta), aluminum (Al) or one of the lanthanide group. The blockingoxide layer 26 is an insulating layer with a high dielectric constant and may be composed of SiO2 or Al2O3. The blockingoxide layer 26 is formed to have at least one stepped portion. Thegate electrode 27 formed on the blockingoxide layer 26 may be composed of an electrode material such as polysilicon, metal, or metal components. - Since the thickness of the dielectric layer of the
gate structure 23 is not constant, two or more threshold voltages (Vthreshold) can be obtained by thegate structure 23. This is a result of two or more sub-channels being formed between thesource 22 a and thedrain 22 b and means that two or more perpendicular electric fields can be produced by thegate electrode 27. - Due to the asymmetric nature of the dielectric layer due to the step structure thereof, the density of electrons that flow in a sub-channel disposed below a thicker portion of the blocking
oxide layer 26 is greater than in another sub-channel disposed below a thinner portion of the blockingoxide layer 26. In addition, the density of electrons trapped in a portion of the floatinggate 25 below the thinner portion of the blockingoxide layer 26 is greater than in the rest of the floatinggate 25 due to the influence of a large perpendicular electrical field. In an alternative embodiment, two or more steps may be formed in the blockingoxide layer 26 and the height of the steps may be adjusted according to the number of the steps formed. - The operation of the memory device shown in
FIG. 2 will now be described. A first predetermined gate voltage (Vg) is applied to thegate structure 23 through thegate electrode 27 and a first predetermined drain voltage Vd is applied to thedrain 22 b. When Vg is greater than Vthreshold, electrons move to the channel region between thesource 22 a and thedrain 22 b. The electron density is proportional to the thickness of the thicker portion of the blockingoxide layer 26. - In addition, the density of electrons trapped in the floating
gate 25 is proportional to the thickness of the thinner portion of the blockingoxide layer 26 resulting in an overall increase in the electron density trapped in the floatinggate 25. Information is stored in this way and the stored information is read by applying a second predetermined gate voltage Vg′ (where Vg′<Vg) to thegate electrode 27 and applying a second predetermined drain voltage Vd′ (where Vd′<Vd) to thedrain 22 b and reading the current flowing through the channel. - A method of manufacturing a non-volatile memory device according to an embodiment of the present invention will now be described with reference to
FIGS. 3A through 3H .FIGS. 3A through 3H illustrate cross-sectional views of stages in a method of manufacturing the non-volatile memory device according to an embodiment of the present invention. - Referring to
FIG. 3A , first, thesemiconductor substrate 21, e.g., a p-type substrate, is prepared. Thesemiconductor substrate 21 may be composed of a material used in substrates of conventional memory devices, e.g., silicon. - Referring to
FIG. 3B , thetunneling oxide layer 24, the floatinggate 25, and the blockingoxide layer 26 are sequentially formed on thesemiconductor substrate 21. These layers may be formed by chemical vapor deposition (CVD), a plasma-enhanced CVD (PECVD), low-pressure CVD (LPCVD), responsive sputtering, or the like. - Referring to
FIG. 3C , one or more steps are formed in the blockingoxide layer 26 by patterning a predetermined portion of the blockingoxide layer 26. As a result of this patterning, the thickness of the blockingoxide layer 26 is not constant. Referring toFIG. 3D , a metal, a metal compound, or polysilicon is then deposited on the blockingoxide layer 26 to form thegate electrode 27. - Referring to
FIG. 3E , end portions on both sides of thetunneling oxide layer 24, the floatinggate 25, the blockingoxide layer 26, and thegate electrode 27 are removed by patterning to expose portions of thesemiconductor substrate 21 near the edges of thesemiconductor substrate 21 to form thegate structure 23. Thegate structure 23 is an asymmetric gate stack structure due to the blockingoxide layer 26, which has at least one step. - Both side portions of the exposed
semiconductor substrate 21 are doped with predetermined impurities, thereby forming thesource 22 a and thedrain 22 b to have a polarity opposite to the polarity of thesemiconductor substrate 21. Thus, a non-volatile memory device having an asymmetric gate dielectric layer can be manufactured. - Optionally, referring to
FIGS. 3G and 3H , spacers 28 may be formed on both sidewalls of thegate structure 23. Thespacers 28 prevent problems that occur since thegate structure 23 has a relatively narrow width to increase the degree of integration. In other words, thespacers 28 prevent the impurities from spreading into the narrow channel region and contacting each other after formation of thesource 22 a and thedrain 22 b. - If the
spacers 28 are to be formed, electric contact between thesource 22 a and thedrain 22 b is prevented by injecting low concentrations of impurities into both side portions of thesemiconductor substrate 21. - Referring to
FIG. 3G , thespacers 28 are formed by coating both sidewalls of thegate structure 23 with an insulating material. Referring toFIG. 3H , the non-volatile memory device is then completed by injecting high concentrations of impurities into asource 22 a′ and adrain 22 b′ and performing a common thermal process. -
FIGS. 4A through 4C illustrate the electric features of a non-volatile memory device having an asymmetric gate dielectric layer according to an embodiment of the present invention and conventional non-volatile memory devices, i.e., the memory devices shown inFIGS. 1A and 1B . -
FIG. 4A illustrates doping concentration profiles of memory devices having the structures shown inFIGS. 1B, 1A , and 2, respectively. A left image inFIG. 4A illustrates a memory device in which a portion of a floatinggate 15 is eliminated, as inFIG. 1B . The three devices ofFIG. 4A were all formed with identical materials. The right image is of a memory device according to an embodiment of the present invention in which the blocking oxide layer has a single step. -
FIG. 4B illustrates an electron density profile when all three memory devices, i.e., as shown inFIGS. 1B, 1A and 2, respectively, store information by applying identical Vg and Vd, i.e., when trapping electrons in a trap site of floatinggates - In this case, the dark region of a portion A is a region in which the electron density is the highest. Comparing the memory device according to an embodiment of the present intention to the conventional SONOS memory devices, as shown in
FIG. 1A , i.e., the middle image ofFIG. 4B , or as shown inFIG. 1B , i.e., the left-most image ofFIG. 4B , the dark portion in region A is larger in the memory device according to an embodiment of the present invention than in the conventional SONOS memory device. Therefore, when applying identical driving voltages to the memory device having an asymmetrical dielectric layer according to an embodiment of the present invention and the conventional SONOS memory device, the memory device according to an embodiment of the present invention has a greater electron injection efficiency. -
FIG. 4C is a diagram illustrating an electron density profile when identical voltages are applied to all three memory devices for erasing data from the memory devices. - Referring to
FIG. 4C , the electric field density in the floatinggate 25 of the memory device according to an embodiment of the present invention, which is the right-most image, is greater than the electric field densities in the floatinggates 15 of the conventional memory devices. That is, a dark portion B of the floatinggate 25 has a large electric field density while there is almost no electric field density in the conventional memory devices, as shown inFIG. 4C . - According to the present invention, the Vthreshold within a single memory device can be realized by forming one or more steps in a gate dielectric layer, i.e., thereby forming an asymmetric gate dielectric layer, of a semiconductor memory device. Therefore, the present invention provides a memory device having excellent ion injection efficiency and lower power consumption.
- Exemplary embodiments of the present invention have been disclosed herein and, although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.
Claims (17)
1. A memory device, comprising:
a semiconductor substrate;
a first impurity region and a second impurity region formed by injecting impurities into the semiconductor substrate; and
a gate structure on the semiconductor substrate between the first impurity region and the second impurity region,
the gate structure comprising a gate electrode and an asymmetric dielectric layer including a floating gate.
2. The memory device as claimed in claim 1 , further comprising at least two sub-channels between the first and second impurity regions.
3. The memory device as claimed in claim 1 , wherein the asymmetric dielectric layer comprises:
a tunneling oxide layer on the semiconductor substrate between the first impurity region and the second impurity region;
the floating gate on the tunneling oxide layer; and
a blocking oxide layer on the floating gate.
4. The memory device as claimed in claim 3 , wherein at least one of the tunneling oxide layer and the blocking oxide layer has a varying thickness.
5. The memory device as claimed in claim 4 , wherein the blocking oxide layer comprises one or more steps formed therein.
6. The memory device as claimed in claim 3 , wherein the tunneling oxide layer comprises silicon oxide (SiO2).
7. The memory device as claimed in claim 3 , wherein the floating gate comprises one selected from the group consisting of Si2N4, MO, MON, and MSiON, where M is metal.
8. The memory device as claimed in claim 7 , wherein the metal is selected from the group consisting of hafnium (Hf), zirconium (Zr), tantalum (Ta), aluminum (Al) and one of the lanthanide group.
9. The memory device as claimed in claim 3 , wherein the blocking oxide layer comprises one selected from the group consisting of Al2O3 and SiO2.
10. The memory device as claimed in claim 3 , wherein the gate electrode comprises one selected from the group consisting of polysilicon, a metal, and a metal compound.
11. The memory device as claimed in claim 1 , further comprising spacers on sidewalls of the gate structure.
12. A method of manufacturing a memory device, comprising:
forming a dielectric layer asymmetrically on a semiconductor substrate;
forming a gate structure by forming a gate electrode on the dielectric layer, and removing side portions of the gate structure to expose portions of the semiconductor substrate on both sides of the gate structure; and
forming a first impurity region to one side of the gate structure and a second impurity region to another side of the gate structure by injecting impurities into the exposed semiconductor substrate.
13. The method as claimed in claim 12 , wherein forming the dielectric layer comprises forming sequentially a tunneling oxide layer, a floating gate, and a blocking oxide layer on the semiconductor substrate.
14. The method as claimed in claim 13 , wherein forming the tunneling oxide layer, the floating gate, and the blocking oxide layer comprises forming at least one of the tunneling oxide layer and the blocking oxide layer to have a varying thickness.
15. The method as claimed in claim 14 , wherein forming the blocking oxide layer to have a varying thickness comprises forming one or more steps in the blocking oxide layer.
16. The method as claimed in claim 12 , further comprising:
forming spacers on sidewalls of the gate structure; and
injecting impurities into the side portions of the semiconductor substrate, thereby forming third and fourth impurity regions having higher impurity densities than the first and second impurity regions, respectively.
17. The method as claimed in claim 12 , wherein forming the dielectric layer asymmetrically comprises forming at least two sub-channels between the first and second impurity regions.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2004-0018748 | 2004-03-19 | ||
KR1020040018748A KR100630680B1 (en) | 2004-03-19 | 2004-03-19 | Non-volatile Memory Device with Asymmetrical Gate Dielectric Layer and Manufacturing Method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050205923A1 true US20050205923A1 (en) | 2005-09-22 |
Family
ID=34985329
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/084,106 Abandoned US20050205923A1 (en) | 2004-03-19 | 2005-03-21 | Non-volatile memory device having an asymmetrical gate dielectric layer and method of manufacturing the same |
Country Status (4)
Country | Link |
---|---|
US (1) | US20050205923A1 (en) |
JP (1) | JP2005268808A (en) |
KR (1) | KR100630680B1 (en) |
CN (1) | CN1670960A (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070075352A1 (en) * | 2005-09-21 | 2007-04-05 | Citizen Watch Co., Ltd. | Non-volatile semiconductor memory device, fabricating method of the same, and semiconductor memory system |
US20070176226A1 (en) * | 2006-01-27 | 2007-08-02 | Swift Craig T | Memory cell using a dielectric having non-uniform thickness |
US7391659B2 (en) | 2006-01-27 | 2008-06-24 | Freescale Semiconductor, Inc. | Method for multiple step programming a memory cell |
US20080246100A1 (en) * | 2003-07-30 | 2008-10-09 | Infineon Technologies Ag: | High-k dielectric film, method of forming the same and related semiconductor device |
US20090194808A1 (en) * | 2008-01-31 | 2009-08-06 | Ryota Fujitsuka | Semiconductor device |
US20090309139A1 (en) * | 2008-06-13 | 2009-12-17 | International Business Machines Corporation | Asymmetric gate electrode and method of manufacture |
TWI409889B (en) * | 2007-03-07 | 2013-09-21 | Simpal Electronics Co Ltd | Semiconductor device and manufacturing method thereof |
US10276679B2 (en) * | 2017-05-30 | 2019-04-30 | Vanguard International Semiconductor Corporation | Semiconductor device and method for manufacturing the same |
US10896962B2 (en) | 2019-05-29 | 2021-01-19 | International Business Machines Corporation | Asymmetric threshold voltages in semiconductor devices |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103855164A (en) * | 2012-12-07 | 2014-06-11 | 旺宏电子股份有限公司 | Semiconductor device, manufacturing method and operating method of semiconductor device |
Citations (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917830A (en) * | 1996-10-18 | 1999-06-29 | General Instrument Corporation | Splicing compressed packetized digital video streams |
US20010044187A1 (en) * | 1999-12-31 | 2001-11-22 | Joo Kwang Chul | Method for forming gate electrode of flash memory |
US6377589B1 (en) * | 1996-11-26 | 2002-04-23 | British Telecommunications Public Limited Company | Communications system |
US20020066101A1 (en) * | 2000-11-27 | 2002-05-30 | Gordon Donald F. | Method and apparatus for delivering and displaying information for a multi-layer user interface |
US20020163032A1 (en) * | 2001-05-03 | 2002-11-07 | Horng-Chih Lin | Nonvolatile memory and method of manufacturing the same |
US20020194613A1 (en) * | 2001-06-06 | 2002-12-19 | Unger Robert Allan | Reconstitution of program streams split across multiple program identifiers |
US20030026523A1 (en) * | 2001-07-31 | 2003-02-06 | Soo Jin Chua | High carrier injection optical waveguide switch |
US20030042558A1 (en) * | 2001-08-31 | 2003-03-06 | Mitsuhiro Noguchi | Nonvolatile semiconductor memory device having erasing characteristic improved |
US20030123664A1 (en) * | 2002-01-02 | 2003-07-03 | Pedlow Leo M. | Encryption and content control in a digital broadcast system |
US6590979B1 (en) * | 1997-05-29 | 2003-07-08 | Macrovision Corporation | Method and apparatus for compression compatible video scrambling |
US20030133570A1 (en) * | 2002-01-02 | 2003-07-17 | Candelore Brant L. | Star pattern partial encryption |
US20030152224A1 (en) * | 2002-01-02 | 2003-08-14 | Candelore Brant L. | Video scene change detection |
US20030159139A1 (en) * | 2002-01-02 | 2003-08-21 | Candelore Brant L. | Video slice and active region based dual partial encryption |
US20030159140A1 (en) * | 2002-01-02 | 2003-08-21 | Candelore Brant L. | Selective encryption to enable multiple decryption keys |
US20030156718A1 (en) * | 2002-01-02 | 2003-08-21 | Candelore Brant L. | Progressive video refresh slice detection |
US20030174844A1 (en) * | 1999-03-30 | 2003-09-18 | Candelore Brant L. | Method and apparatus for protecting the transfer of data |
US20030174837A1 (en) * | 2002-01-02 | 2003-09-18 | Candelore Brant L. | Content replacement by PID mapping |
US20030190054A1 (en) * | 2000-10-03 | 2003-10-09 | Lidror Troyansky | Method and system for distributing digital content with embedded message |
US20030222994A1 (en) * | 2002-05-28 | 2003-12-04 | Sony Electronics Inc. | Method and apparatus for synchronizing dynamic graphics |
US6697489B1 (en) * | 1999-03-30 | 2004-02-24 | Sony Corporation | Method and apparatus for securing control words |
US20040047470A1 (en) * | 2002-09-09 | 2004-03-11 | Candelore Brant L. | Multiple partial encryption using retuning |
US20040049688A1 (en) * | 2001-06-06 | 2004-03-11 | Candelore Brant L. | Upgrading of encryption |
US20040064688A1 (en) * | 2000-07-14 | 2004-04-01 | Andre Jacobs | Secure packet-based data broadcasting architecture |
US20040073917A1 (en) * | 2002-01-02 | 2004-04-15 | Sony Corporation | System and method for partially encrypted multimedia stream |
US20040070020A1 (en) * | 1999-12-17 | 2004-04-15 | Ichiro Fujiwara | Nonvolatile semiconductor memory device and method for operating the same |
US20040088558A1 (en) * | 2002-11-05 | 2004-05-06 | Candelore Brant L. | Descrambler |
US20040141314A1 (en) * | 2003-01-17 | 2004-07-22 | Michelle Vautrin | Pocketbook light |
US20040158721A1 (en) * | 1999-03-30 | 2004-08-12 | Candelore Brant L. | System, method and apparatus for secure digital content transmission |
US20040165586A1 (en) * | 2003-02-24 | 2004-08-26 | Read Christopher Jensen | PID filters based network routing |
US20040181666A1 (en) * | 2001-06-06 | 2004-09-16 | Candelore Brant L. | IP delivery of secure digital content |
US20040187161A1 (en) * | 2003-03-20 | 2004-09-23 | Cao Adrean T. | Auxiliary program association table |
US20040240668A1 (en) * | 2003-03-25 | 2004-12-02 | James Bonan | Content scrambling with minimal impact on legacy devices |
US20050028193A1 (en) * | 2002-01-02 | 2005-02-03 | Candelore Brant L. | Macro-block based content replacement by PID mapping |
US20050036067A1 (en) * | 2003-08-05 | 2005-02-17 | Ryal Kim Annon | Variable perspective view of video images |
US20050063541A1 (en) * | 2002-11-05 | 2005-03-24 | Candelore Brant L. | Digital rights management of a digital device |
US20050066357A1 (en) * | 2003-09-22 | 2005-03-24 | Ryal Kim Annon | Modifying content rating |
US20050097596A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Re-encrypted delivery of video-on-demand content |
US20050094808A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Dynamic composition of pre-encrypted video on demand content |
US20050097614A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Bi-directional indices for trick mode video-on-demand |
US20050097597A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Hybrid storage of video on demand content |
US20050094809A1 (en) * | 2003-11-03 | 2005-05-05 | Pedlow Leo M.Jr. | Preparation of content for multiple conditional access methods in video on demand |
US20050097598A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Batch mode session-based encryption of video on demand content |
US20050102702A1 (en) * | 2003-11-12 | 2005-05-12 | Candelore Brant L. | Cablecard with content manipulation |
US20050129233A1 (en) * | 2003-12-16 | 2005-06-16 | Pedlow Leo M.Jr. | Composite session-based encryption of Video On Demand content |
US20050141713A1 (en) * | 2002-03-21 | 2005-06-30 | Scm Microsystems Gmbh | Selective multimedia data encryption |
US20050169473A1 (en) * | 2004-02-03 | 2005-08-04 | Candelore Brant L. | Multiple selective encryption with DRM |
US20050192904A1 (en) * | 2002-09-09 | 2005-09-01 | Candelore Brant L. | Selective encryption with coverage encryption |
US20050259475A1 (en) * | 2004-05-18 | 2005-11-24 | Micron Technology, Inc. | Ballistic injection nrom flash memory |
US20060029060A1 (en) * | 2004-08-05 | 2006-02-09 | Dust Networks | Digraph based mesh communication network |
US20060026926A1 (en) * | 2004-07-06 | 2006-02-09 | Triel Manfred V | Beverage bottling plant for filling bottles with a liquid beverage material having a machine and method for wrapping filled bottles |
US7039938B2 (en) * | 2002-01-02 | 2006-05-02 | Sony Corporation | Selective encryption for video on demand |
US20060115083A1 (en) * | 2001-06-06 | 2006-06-01 | Candelore Brant L | Partial encryption and PID mapping |
US20060130119A1 (en) * | 2004-12-15 | 2006-06-15 | Candelore Brant L | Advanced parental control for digital content |
US20060130121A1 (en) * | 2004-12-15 | 2006-06-15 | Sony Electronics Inc. | System and method for the creation, synchronization and delivery of alternate content |
US20060168616A1 (en) * | 2002-12-13 | 2006-07-27 | Sony Electronics Inc. | Targeted advertisement selection from a digital stream |
US20060174264A1 (en) * | 2002-12-13 | 2006-08-03 | Sony Electronics Inc. | Content personalization for digital conent |
US7141833B2 (en) * | 2002-05-24 | 2006-11-28 | Thomson Licensing Sas | Photodiode |
US7155012B2 (en) * | 2002-01-02 | 2006-12-26 | Sony Corporation | Slice mask and moat pattern partial encryption |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5897354A (en) | 1996-12-17 | 1999-04-27 | Cypress Semiconductor Corporation | Method of forming a non-volatile memory device with ramped tunnel dielectric layer |
US7164177B2 (en) | 2004-01-02 | 2007-01-16 | Powerchip Semiconductor Corp. | Multi-level memory cell |
-
2004
- 2004-03-19 KR KR1020040018748A patent/KR100630680B1/en not_active IP Right Cessation
-
2005
- 2005-03-21 US US11/084,106 patent/US20050205923A1/en not_active Abandoned
- 2005-03-21 CN CNA2005100542788A patent/CN1670960A/en active Pending
- 2005-03-22 JP JP2005082020A patent/JP2005268808A/en not_active Withdrawn
Patent Citations (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917830A (en) * | 1996-10-18 | 1999-06-29 | General Instrument Corporation | Splicing compressed packetized digital video streams |
US6377589B1 (en) * | 1996-11-26 | 2002-04-23 | British Telecommunications Public Limited Company | Communications system |
US6590979B1 (en) * | 1997-05-29 | 2003-07-08 | Macrovision Corporation | Method and apparatus for compression compatible video scrambling |
US20030174844A1 (en) * | 1999-03-30 | 2003-09-18 | Candelore Brant L. | Method and apparatus for protecting the transfer of data |
US20040158721A1 (en) * | 1999-03-30 | 2004-08-12 | Candelore Brant L. | System, method and apparatus for secure digital content transmission |
US6697489B1 (en) * | 1999-03-30 | 2004-02-24 | Sony Corporation | Method and apparatus for securing control words |
US20040070020A1 (en) * | 1999-12-17 | 2004-04-15 | Ichiro Fujiwara | Nonvolatile semiconductor memory device and method for operating the same |
US20010044187A1 (en) * | 1999-12-31 | 2001-11-22 | Joo Kwang Chul | Method for forming gate electrode of flash memory |
US20040064688A1 (en) * | 2000-07-14 | 2004-04-01 | Andre Jacobs | Secure packet-based data broadcasting architecture |
US20030190054A1 (en) * | 2000-10-03 | 2003-10-09 | Lidror Troyansky | Method and system for distributing digital content with embedded message |
US20020066101A1 (en) * | 2000-11-27 | 2002-05-30 | Gordon Donald F. | Method and apparatus for delivering and displaying information for a multi-layer user interface |
US20020163032A1 (en) * | 2001-05-03 | 2002-11-07 | Horng-Chih Lin | Nonvolatile memory and method of manufacturing the same |
US7139398B2 (en) * | 2001-06-06 | 2006-11-21 | Sony Corporation | Time division partial encryption |
US20040049688A1 (en) * | 2001-06-06 | 2004-03-11 | Candelore Brant L. | Upgrading of encryption |
US20020194613A1 (en) * | 2001-06-06 | 2002-12-19 | Unger Robert Allan | Reconstitution of program streams split across multiple program identifiers |
US20060115083A1 (en) * | 2001-06-06 | 2006-06-01 | Candelore Brant L | Partial encryption and PID mapping |
US20040181666A1 (en) * | 2001-06-06 | 2004-09-16 | Candelore Brant L. | IP delivery of secure digital content |
US20060153379A1 (en) * | 2001-06-06 | 2006-07-13 | Candelore Brant L | Partial encryption and PID mapping |
US7124303B2 (en) * | 2001-06-06 | 2006-10-17 | Sony Corporation | Elementary stream partial encryption |
US7127619B2 (en) * | 2001-06-06 | 2006-10-24 | Sony Corporation | Decoding and decryption of partially encrypted information |
US7151831B2 (en) * | 2001-06-06 | 2006-12-19 | Sony Corporation | Partial encryption and PID mapping |
US20030026523A1 (en) * | 2001-07-31 | 2003-02-06 | Soo Jin Chua | High carrier injection optical waveguide switch |
US20030042558A1 (en) * | 2001-08-31 | 2003-03-06 | Mitsuhiro Noguchi | Nonvolatile semiconductor memory device having erasing characteristic improved |
US20030174837A1 (en) * | 2002-01-02 | 2003-09-18 | Candelore Brant L. | Content replacement by PID mapping |
US20030152224A1 (en) * | 2002-01-02 | 2003-08-14 | Candelore Brant L. | Video scene change detection |
US20030159140A1 (en) * | 2002-01-02 | 2003-08-21 | Candelore Brant L. | Selective encryption to enable multiple decryption keys |
US20030156718A1 (en) * | 2002-01-02 | 2003-08-21 | Candelore Brant L. | Progressive video refresh slice detection |
US20050028193A1 (en) * | 2002-01-02 | 2005-02-03 | Candelore Brant L. | Macro-block based content replacement by PID mapping |
US7155012B2 (en) * | 2002-01-02 | 2006-12-26 | Sony Corporation | Slice mask and moat pattern partial encryption |
US20040073917A1 (en) * | 2002-01-02 | 2004-04-15 | Sony Corporation | System and method for partially encrypted multimedia stream |
US20030133570A1 (en) * | 2002-01-02 | 2003-07-17 | Candelore Brant L. | Star pattern partial encryption |
US20030159139A1 (en) * | 2002-01-02 | 2003-08-21 | Candelore Brant L. | Video slice and active region based dual partial encryption |
US20030123664A1 (en) * | 2002-01-02 | 2003-07-03 | Pedlow Leo M. | Encryption and content control in a digital broadcast system |
US7039938B2 (en) * | 2002-01-02 | 2006-05-02 | Sony Corporation | Selective encryption for video on demand |
US20050141713A1 (en) * | 2002-03-21 | 2005-06-30 | Scm Microsystems Gmbh | Selective multimedia data encryption |
US7141833B2 (en) * | 2002-05-24 | 2006-11-28 | Thomson Licensing Sas | Photodiode |
US20030222994A1 (en) * | 2002-05-28 | 2003-12-04 | Sony Electronics Inc. | Method and apparatus for synchronizing dynamic graphics |
US20050192904A1 (en) * | 2002-09-09 | 2005-09-01 | Candelore Brant L. | Selective encryption with coverage encryption |
US7120250B2 (en) * | 2002-09-09 | 2006-10-10 | Sony Corporation | Content distribution for multiple digital rights management |
US20040047470A1 (en) * | 2002-09-09 | 2004-03-11 | Candelore Brant L. | Multiple partial encryption using retuning |
US20040049690A1 (en) * | 2002-09-09 | 2004-03-11 | Candelore Brant L. | Selective encryption to enable trick play |
US20040088558A1 (en) * | 2002-11-05 | 2004-05-06 | Candelore Brant L. | Descrambler |
US20040088552A1 (en) * | 2002-11-05 | 2004-05-06 | Candelore Brant L. | Multi-process descrambler |
US20050063541A1 (en) * | 2002-11-05 | 2005-03-24 | Candelore Brant L. | Digital rights management of a digital device |
US20040086127A1 (en) * | 2002-11-05 | 2004-05-06 | Candelore Brant L. | Mechanism for protecting the transfer of digital content |
US20060168616A1 (en) * | 2002-12-13 | 2006-07-27 | Sony Electronics Inc. | Targeted advertisement selection from a digital stream |
US20060174264A1 (en) * | 2002-12-13 | 2006-08-03 | Sony Electronics Inc. | Content personalization for digital conent |
US20040141314A1 (en) * | 2003-01-17 | 2004-07-22 | Michelle Vautrin | Pocketbook light |
US20040165586A1 (en) * | 2003-02-24 | 2004-08-26 | Read Christopher Jensen | PID filters based network routing |
US20040187161A1 (en) * | 2003-03-20 | 2004-09-23 | Cao Adrean T. | Auxiliary program association table |
US20040240668A1 (en) * | 2003-03-25 | 2004-12-02 | James Bonan | Content scrambling with minimal impact on legacy devices |
US20050036067A1 (en) * | 2003-08-05 | 2005-02-17 | Ryal Kim Annon | Variable perspective view of video images |
US20050066357A1 (en) * | 2003-09-22 | 2005-03-24 | Ryal Kim Annon | Modifying content rating |
US20050097598A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Batch mode session-based encryption of video on demand content |
US20050097597A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Hybrid storage of video on demand content |
US20050097614A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Bi-directional indices for trick mode video-on-demand |
US20050094808A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Dynamic composition of pre-encrypted video on demand content |
US20050097596A1 (en) * | 2003-10-31 | 2005-05-05 | Pedlow Leo M.Jr. | Re-encrypted delivery of video-on-demand content |
US20050094809A1 (en) * | 2003-11-03 | 2005-05-05 | Pedlow Leo M.Jr. | Preparation of content for multiple conditional access methods in video on demand |
US20050102702A1 (en) * | 2003-11-12 | 2005-05-12 | Candelore Brant L. | Cablecard with content manipulation |
US20050129233A1 (en) * | 2003-12-16 | 2005-06-16 | Pedlow Leo M.Jr. | Composite session-based encryption of Video On Demand content |
US20050169473A1 (en) * | 2004-02-03 | 2005-08-04 | Candelore Brant L. | Multiple selective encryption with DRM |
US20050259475A1 (en) * | 2004-05-18 | 2005-11-24 | Micron Technology, Inc. | Ballistic injection nrom flash memory |
US20060026926A1 (en) * | 2004-07-06 | 2006-02-09 | Triel Manfred V | Beverage bottling plant for filling bottles with a liquid beverage material having a machine and method for wrapping filled bottles |
US20060029060A1 (en) * | 2004-08-05 | 2006-02-09 | Dust Networks | Digraph based mesh communication network |
US20060130121A1 (en) * | 2004-12-15 | 2006-06-15 | Sony Electronics Inc. | System and method for the creation, synchronization and delivery of alternate content |
US20060130119A1 (en) * | 2004-12-15 | 2006-06-15 | Candelore Brant L | Advanced parental control for digital content |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080246100A1 (en) * | 2003-07-30 | 2008-10-09 | Infineon Technologies Ag: | High-k dielectric film, method of forming the same and related semiconductor device |
US7655099B2 (en) * | 2003-07-30 | 2010-02-02 | Infineon Technologies Ag | High-k dielectric film, method of forming the same and related semiconductor device |
US7531868B2 (en) | 2005-09-21 | 2009-05-12 | Citizen Holdings Co., Ltd. | Non-volatile semiconductor memory device |
US20070075352A1 (en) * | 2005-09-21 | 2007-04-05 | Citizen Watch Co., Ltd. | Non-volatile semiconductor memory device, fabricating method of the same, and semiconductor memory system |
US20070176226A1 (en) * | 2006-01-27 | 2007-08-02 | Swift Craig T | Memory cell using a dielectric having non-uniform thickness |
US7317222B2 (en) * | 2006-01-27 | 2008-01-08 | Freescale Semiconductor, Inc. | Memory cell using a dielectric having non-uniform thickness |
US7391659B2 (en) | 2006-01-27 | 2008-06-24 | Freescale Semiconductor, Inc. | Method for multiple step programming a memory cell |
TWI413238B (en) * | 2006-01-27 | 2013-10-21 | Freescale Semiconductor Inc | Memory cell using a dielectric having non-uniform thickness |
TWI409889B (en) * | 2007-03-07 | 2013-09-21 | Simpal Electronics Co Ltd | Semiconductor device and manufacturing method thereof |
US20090194808A1 (en) * | 2008-01-31 | 2009-08-06 | Ryota Fujitsuka | Semiconductor device |
US7999305B2 (en) | 2008-01-31 | 2011-08-16 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20090309139A1 (en) * | 2008-06-13 | 2009-12-17 | International Business Machines Corporation | Asymmetric gate electrode and method of manufacture |
US10276679B2 (en) * | 2017-05-30 | 2019-04-30 | Vanguard International Semiconductor Corporation | Semiconductor device and method for manufacturing the same |
US10896962B2 (en) | 2019-05-29 | 2021-01-19 | International Business Machines Corporation | Asymmetric threshold voltages in semiconductor devices |
US11444165B2 (en) | 2019-05-29 | 2022-09-13 | International Business Machines Corporation | Asymmetric threshold voltages in semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
KR100630680B1 (en) | 2006-10-02 |
KR20050093422A (en) | 2005-09-23 |
JP2005268808A (en) | 2005-09-29 |
CN1670960A (en) | 2005-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4733398B2 (en) | SONOS type memory device | |
TWI624069B (en) | Floating gate memory cells in vertical memory | |
US20050205923A1 (en) | Non-volatile memory device having an asymmetrical gate dielectric layer and method of manufacturing the same | |
US6815764B2 (en) | Local SONOS-type structure having two-piece gate and self-aligned ONO and method for manufacturing the same | |
US8068370B2 (en) | Floating gate memory device with interpoly charge trapping structure | |
JP5285894B2 (en) | Cylindrical channel charge trapping device with substantially high coupling ratio. | |
US7332768B2 (en) | Non-volatile memory devices | |
US8907398B2 (en) | Gate structure in non-volatile memory device | |
US7196935B2 (en) | Ballistic injection NROM flash memory | |
US9041145B2 (en) | Semiconductor device | |
US20090068808A1 (en) | Method of manufacturing a nonvolatile semiconductor memory device having a gate stack | |
US20080067577A1 (en) | Multi-trapping layer flash memory cell | |
JP2006114905A (en) | Non-volatile semiconductor memory element | |
US20060091458A1 (en) | Nonvolatile memory device and method of manufacturing the same | |
US20050167734A1 (en) | Flash memory devices using large electron affinity material for charge trapping | |
US8975687B2 (en) | Nonvolatile memory array with continuous charge storage dielectric stack | |
US20080296653A1 (en) | Semiconductor memory | |
US7586137B2 (en) | Non-volatile memory device and method of fabricating the same | |
US7221597B2 (en) | Ballistic direct injection flash memory cell on strained silicon structures | |
US20050173766A1 (en) | Semiconductor memory and manufacturing method thereof | |
US20080296638A1 (en) | Semiconductor device and method of manufacturing the same | |
KR100609067B1 (en) | Non-volatile memory device and method for fabricating the same | |
JP2009049409A (en) | Nonvolatile memory device and method of fabricating the same | |
US20220028871A1 (en) | Silicon oxide nitride tunnel dielectric for a storage transistor in a 3-dimensional nor memory string array | |
JPH06334192A (en) | Non-volatile semiconductor memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAN, JEONG HEE;CHAE, SOODOO;JEON, SANGHUN;REEL/FRAME:016398/0209 Effective date: 20050321 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |